

E. Watkins, J.M. Schellenberg and H. Yamasaki
 Hughes Aircraft Company
 Torrance Research Center
 3100 West Lomita Boulevard
 P.O. Box 2999
 Torrance, CA 90509

This paper describes a GaAs FET receiver operating from 27.5 to 30.0 GHz with a 4.6 dB noise figure and 17 dB conversion gain at band center. A three-stage FET amplifier (4.4 dB noise figure, 17.5 dB gain), a 25 GHz FET oscillator (10 mW output), and dual-gate FET mixer (3 dB conversion gain, 10 dB noise figure) were developed for this receiver.

Introduction

In order to meet the future requirements of military and commercial systems, the noise and power capabilities of FET devices are constantly being improved and extended to higher frequencies. With the development of new FET structures and technology, millimeter-wave FET devices^{1,2} and components^{3,4} have been reported whose performance is comparable to the best diode-based components. We anticipate that superior performance will be achieved at millimeter-wave frequencies as the FET technology matures.⁵ This paper describes the first all-FET receiver operating from 27.5 to 30.0 GHz.

Receiver Configuration

The receiver block diagram is shown in Figure 1. The receiver consists of an isolator, preamplifier, bandpass filter, mixer and local oscillator. The completed receiver is shown in Figure 2. Each component uses standard hybrid circuit MIC construction techniques and Cr-Au microstrip circuitry. The main housing contains a waveguide-to-microstrip transition, a three-stage low noise FET amplifier, the image rejection filter, the dual-gate FET mixer, and the FET local oscillator. The components were evaluated and optimized individually before being mounted in the receiver housing. In normal operation, the top of the receiver is covered by a plate that provides the transition back-short and also holds the oscillator tuning screw. The waveguide isolator mounts beneath the unit, as do the bias and regulation networks. The IF output is obtained on the bottom of the housing via an SMA connector. The dimensions of the unit are 2.7x1.5x1.8 inches.

Devices

Four different FET device structures, shown in Figure 3, were employed in the receiver. A key element is the realization of a 0.25 μ m gate length FET. The newly developed SM-8 FET consists of two E-beam defined gate fingers, 0.25x75 μ m, for a total periphery of 150 μ m. A single chip contains two such 150 μ m unit cells. The device is shown in Figure 3(a). The second FET device structure, made by direct-write E-beam lithography for all mask levels, is shown in Figure 3(b). The gate length of this device is 0.5 μ m. The gate finger width is 50 μ m, for a total of 100 μ m for




Figure 1. Block diagram of FET receiver.





Figure 2. 30 GHz receiver.

each unit cell. The third device, shown in Figure 3(c), is 0.5x300 μ m in gate size. The dual-gate FET structure, fabricated by direct-write E-beam lithography for all mask levels, is shown in Figure 3(d). It has a 150 μ m gate periphery and a 0.5 μ m gate length, with 1 μ m spacing between the two gates.


Components

Three key state-of-the-art components, a low noise FET amplifier, a dual-gate FET mixer, and a FET oscillator, were required for the all-FET receiver development. The low noise amplifier was configured as a three-stage amplifier with sufficient gain to mask the relatively high (approximately 10 dB) dual-gate mixer noise figure. The amplifier carriers are invar with dimensions of 0.390x0.250 inch. The critical first two stages contained the 0.25 μ m gate length devices, while the third stage employed a 0.5x100 μ m device. The devices were mounted on the carriers between two MIC matching networks fabricated on 10 mil thick quartz substrates. Low loss chip capacitors and high impedance, $\lambda/4$, transmission lines were used for the bias networks.


The noise figure and associated gain achieved by the three-stage low noise amplifier are shown in Figure 4. The minimum noise figure, 4.4 dB with 17 dB associated gain, was achieved at band center, 28.75 GHz. The best single stage amplifier result reported to date is a 3.6 dB noise figure with 4.1 dB gain at 29 GHz.⁵ The 1 dB noise bandwidth extends from 27.5 to 29.5 GHz. The gain is 17 \pm 0.5 dB over the band, but extends from 26.5 to over 30.5 GHz. This data includes the loss (0.3 dB/transition) through the input and output waveguide-to-microstrip transitions. The maximum gain can be achieved by adjusting the bias conditions on the third stage, and has little effect on the noise figure of the unit. Under these conditions, greater than 20 dB gain can be achieved over the band. The 1 dB gain compression point occurred at an output power of +4 dBm. This represents the first reported




(a) $0.25 \mu\text{m}$ FET



(b) $0.5 \times 200 \mu\text{m}$ FET



(c) $0.5 \times 300 \mu\text{m}$ FET



(d) DUAL-GATE FET

Figure 3. Photograph of devices used in 30 GHz FET receiver.

three-stage FET amplifier at 30 GHz. Its noise performance is equal to and in some cases superior to single-device results that have been previously reported.

The local oscillator consisted of a dielectric resonator stabilized FET oscillator operating at 25 GHz. A common gate configuration was selected, with the load coupled to the drain. The oscillator circuit is fabricated on a 25 mil thick alumina substrate. A dielectric resonator ($\epsilon_r=38$) was used to stabilize the oscillator by coupling it into the drain circuit. The load was capacitively coupled to the oscillator by a gap in the microstrip line. The oscillator uses the $0.5 \times 300 \mu\text{m}$ device described earlier. The output spectrum of the oscillator is shown in Figure 5. The noise sidebands are -70 dBc/Hz at an offset frequency of 25 kHz . The oscillator frequency is mechanically tunable $\pm 100 \text{ MHz}$ via a metal tuning screw that loads the resonator. The output power is typically 10 dBm at 25 GHz, with 3 to 5% efficiency. The temperature stability of the oscillator was $0.18 \text{ MHz/}^\circ\text{C}$ (7 ppm) measured from 260° to -400°C .

The RF to IF frequency conversion was performed by a dual-gate FET mixer. The RF frequencies were applied to gate 1, the gate closest to the source, with the 25 GHz local oscillator driving gate 2. The IF frequency was extracted from the drain. The best results achieved were $+3 \text{ dB}$ conversion gain with 10 dB noise figure at 28.75 GHz. Typically, the conversion gain ranged from 0 to -2 dB . Problems with IF matching resulted in relatively narrow band (1 GHz) conversion performance. However, the noise performance was typically much broader. This work represents the first reported application of dual-gate FET devices as a mixer at Ka-band frequencies.

Image frequency rejection was provided by a two-resonator parallel-coupled microstrip bandpass filter fabricated on 10 mil thick quartz. The frequency response of the filter is shown in Figure 6. The passband insertion loss was 1.0 dB , while rejection at the image frequencies was 23 to 29 dB and 15 dB at the local oscillator frequency.

The waveguide junction isolator was optimized for low insertion loss. At band center, its insertion loss is 0.25 dB and rises to 0.6 dB at the band edges.

FET Receiver Performance

The noise figure and conversion gain of the overall receiver are shown in Figure 7. The minimum noise figure achieved at 28.75 GHz is 4.6 dB with 17 dB RF to IF conversion gain. This noise figure parallels that of the amplifier, but is degraded at the band edges by the waveguide isolator. The conversion gain variation is due primarily to the dual-gate FET mixer. The 1 dB gain compression point of the receiver occurred at an output power of -3.5 dBm (16 dB gain). No attempts have yet been made to flatten the noise figure and conversion gain of the overall receiver.

Conclusion

The first all-FET low noise receiver operating at 30 GHz has been demonstrated with noise performance equal to the best diode-mixer-based units. It employs MIC fabrication techniques for minimum size, weight and cost. Further improvements in GaAs FET technology are expected to yield FET receivers with sub 4 dB noise figures. The GaAs FET, as a three-terminal device, is clearly superior to negative resistance diodes in low noise amplifier applications. It is capable of lower noise amplification, inherent input/output isolation, and is suitable for hybrid or monolithic MIC inclusion.




Figure 4. Frequency response of three-stage FET amplifier.




Figure 5. Output spectrum of 25 GHz FET LO.

Acknowledgements

The authors wish to express their appreciation to R. Ladera and L. Marich for fabrication, bonding, assembly and testing, and to L.H. Hackett and R.S. Beaubien for the device processing.

This work was supported in part by the NASA Goddard Space Flight Center, Greenbelt, Maryland, under Contract NAS5-25968.

References

1. K. Kamei, S. Hori, H. Kawasaki, and T. Chigira, "Quarter Micron Gate Low Noise GaAs FETs Operable up to 30 GHz," IEDM Dig. Tech. Papers, pp. 102-105, Dec. 1980.
2. C. Oxley, A.H. Peake, R.H. Bennett, J. Arnold and R.S. Batlin, "Q-Band (26-40 GHz) GaAs FETs," IEDM, pp. 680-683, 1981.
3. E.T. Watkins, H. Yamasaki, and J.M. Schellenberg, "40 GHz Low Noise FET Amplifiers," 1982 ISSCC Dig. of Technical Papers, pp. 198-199, February 1982.
4. J.M. Schellenberg, H. Yamasaki, and D.W. Maki, "A 69 GHz FET Oscillator," 1981 IEEE MTT-S Digest, pp. 328-330, June 1981.
5. H. Yamasaki, and J.M. Schellenberg, "Design of Millimeter Wave FETs," to be published in the Proceedings of the GaAs and Related Compounds Meeting, presented in Oiso, Japan, Sept. 1981.




Figure 6. Two-resonator, parallel-coupled microstrip bandpass filter response.




Figure 7. Frequency response of full receiver.